Energy Efficient CRC Design for Processor of Workstation, and Server using LVCMOS

Jump To Abstract / References Section

Authors

  • Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand
  • Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand
  • Department of Computer Science, University of Karachi

DOI:

https://doi.org/10.17485/ijst/2017/v10i4/139586

Keywords:

40 nm FPGA, CRC, Energy Efficient, Low Power, LVCMOS IO Standard.

Published

Downloads

Issue & Section & Categories

How to Cite

Saxena, A., Patel, C., & Sadiq Ali Khan, M. (2017). Energy Efficient CRC Design for Processor of Workstation, and Server using LVCMOS. Indian Journal of Science and Technology, 10(4). https://doi.org/10.17485/ijst/2017/v10i4/139586

 

In our work we have designed CRC using the LVCMOS IO standards which are stands for Low Voltage Complementary Metal Oxide Semiconductor. In this work we have worked with four kinds of LVCMOS (LVCMOS 12, LVCMOS 15, LVCMOS 18, LVCMOS 25). For LVCMOS 12 when we scaled down the frequency form 50GHz to 10 GHz we found 64.41% reduction in total power. For LVCMOS 15 when we change down the frequency form 50GHz to 10GHz we found 67.58% reduction in total power. For LVCMOS 18 when we scaled down the frequency form 50GHz to 10 GHz we found 69.54% reduction in total power. In last when we reduced the frequency form 50GHz to 10GHz in LVCMOS 25 we found 64.41% reduction in total power. Our CRC design is implemented on Virtex-6 FPGA family.

Downloads

Download data is not yet available.